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In digital PLLs the finite resolution of digital representation (quantisation) could pose problems, including: jitter peaking and limit-cycle behaviour; both could ruin frequency-stability of a PLL. The resolution of the digitally controlled oscillator (DCO) in the PLL is limited by the smallest dimension available in a given process technology. Currently, one resorts to exhaustive time domain simulations to ensure correct operation of a PLL. Using a behavioural model of a PLL as verification, we investigated how to choose the DCO resolution without resorting to time domain simulations. This letter repeats the conditions on signal statistics for correct behaviour and provides the analysis to estimate the required resolution.
As it turns out, the rms-value of the frequency deviation -neglecting quantisation -is the coarsest possible DCO resolution. One can estimate this value accurately by integration of its power-spectral density, derived from the well-known phase domain model of a PLL.
Introduction: Most modern wireless systems contain a phase locked loop (PLL) for carrier generation, bringing the ability to synthesize a multitude of frequencies from a single reference frequency. During the last decade, digital PLLs became increasingly popular, since the demonstration of a digital PLL that meets the noise specifications of Bluetooth. [1] The finite resolution of a digitally controlled oscillator (DCO) -part of any digital PLL -can have a huge impact on the performance of the PLL: it can introduce jitter peaking or even result in limit cycle behaviour. Resulting in a decrease of the signal-to-noise ratio and an increase of crosstalk -potentially leading to a failure to comply with a given standard. Without a convenient procedure to determine the DCO frequency resolution, designers must resort to lengthy time domain (behavioural) simulations to ensure no jitter peaking or limit cycle behaviour occurs. Such a situation is far from ideal at an early stage of any design process.
This letter presents an approximation of the required quantisation step. If thermal noise is dominant, this step can be calculated from the in-band noise level, the noise of the oscillator, and the shape of the loop filter. These three specifications allow the estimation of the output jitter -considered to be the main measure of quality for a PLL.
Estimation of the quantisation step -theory: A quantiser is often modelled as a source of additive noise (quantisation noise), despite the fact that there is a causal relation between the quantiser's input and the quantisation noise. Fortunately, under certain conditions this quantisation noise is white, uniform and uncorrelated with the signal to be quantised. So essentially, the quantiser is linearised (Quantisation theorem, QT-II [2, 3] ). When such a linearised quantiser is introduced in an otherwise stable loop, no limitcycle behaviour will occur. The loop is not blind for small variations, so it remains closed at all times.
In a DCO, the signal to be quantised is the frequency deviation ∆f (Fig. 1) . Effects of quantisation are ignored to test the satisfaction of QT-II (justification can be found in [2] ). Here, ∆f is considered to be Gaussian, since thermal noise in an electronic system is Gaussian to a good approximation.
For Gaussian signals the conditions for QT-II are approximately satisfied if the standard deviation of these signals is greater than or equal to the quantisation step (assuming a uniform quantiser). This theory agrees with the empirical result presented by Gardner [4] . For the quantisation step that represents the DCO frequency resolution this means:
Estimation of the frequency resolution -phase domain: The analysis in this section starts from the well-known phase domain model of a PLL ( Fig. 1 has a flat spectrum. The PSD of the output phase Sϕ,out(f ) can be written as a linear combination of the PSDs of these two noise sources (Fig. 2) .
This model neglects the sampled nature of the PLL, hence it is only valid in case the bandwidth of the loop is small compared to the sampling frequency. To simplify the analysis only thermal noise sources are considered, this means no 1/f noise. Additionally, the integrated phase noise of the reference oscillator is neglected, as it is often made negligible by design.
The standard deviation at the input of the quantiser is estimated by integration of the PSD of the frequency deviation S ∆f (f ):
To account for the sampled nature of ∆f , the upper limit for integration is fs/2, with fs the sampling frequency. In general fs does not have to be equal to the reference frequency f ref : it could also be derived from the DCO frequency f dco . Noise sources such as 1/f noise, reference oscillator phase noise and divider noise could be included, through S ϕ,ref or S ϕ,dco (f ). The effects of digital delay can be included in G(f ).
Equation (2) can be used to estimate the required frequency resolution, but does not (yet) provide any design guidance. It will prove to be useful to identify the relation with PLL specifications such as: the output jitter σϕ,out, the oscillator period jitter σ dco and the in-band phase noise level L f lat . The open loop transfer function G(f ) fixes the relation between σϕ,out, σ dco and L f lat . The unity-gain frequency fu of G(f ) can be chosen such that σϕ,out is minimised for a given σ dco , L f lat and filter shape [5] :
The effect of the filter shape is contained in the factors α and β, they are defined as: Fig. 3 Comparison of integrand (top) and integral (bottom) from (5) for two types of loop filters. In both filters PM=60 • (PI: ρ = √ 3, β/α = 0.8; PI+pole:
Expression (2) can be simplified in the case of an optimal fu:
The integrand contains the influence of the loop filter shape on the required DCO frequency resolution. In the next section, this integral is used to show that σ 2 ∆f is proportional to fs or fu.
Case study -two common loop filters: The slope of G(f ) at frequencies higher than the unity-gain frequency has a significant impact on the required frequency resolution, especially for PLL's with a narrow bandwidth (high fs/fu ratio). To assess the magnitude of this effect, the integrand (and integral) in equation (5) are compared for the following two normalised open loop transfer functions:
with j the imaginary unit and ρ a factor that relates the frequency of other poles and zeroes to the unity-gain frequency. In (6) and (7) the loop filter H(s) (Fig. 1) is a PI-filter and a PI-filter with an additional pole, respectively. In both equations ρ is used to establish a certain phase margin (PM). The comparison is illustrated in Fig. 3 , ρ is chosen such that PM= 60 • for both filters (common choice). For normalised frequencies greater than 10, the integrand in (5) remains fairly constant in case of a PI-filter and it decreases proportional to f −2 in the case an additional pole is present (Fig. 3-top) . Clearly, the integral in (5) will increase proportional to the integration upper limit in case of a PI-filter and it will settle to a certain value in the other case (Fig. 3-bottom) . These trends are approximated by:
they are valid for common practical cases: large fs/fu ratio and a reasonable phase margin. Clearly, σ ∆f is larger in case of a PI-filter, this means a digital PLL will operate properly with a coarser DCO resolution. Adding more than one additional pole outside the loop bandwidth will provide more suppression of reference noise, but it will not influence σ ∆f much, provided that fs/fu is large. Accurate estimate -useful for design guidance: Simulations indicate that the estimate of σ ∆f using (8) and (9) 
Conclusion:
The proposed equation (2) combined with (3) and (4) link different PLL specifications together. Using this set of equations, the required DCO frequency resolution can be estimated without requiring long time domain simulations. A software package capable of numeric integration is sufficient to make an estimate.
The slope of the loop filter H(f ) outside the loop bandwidth has a significant impact on the required DCO frequency resolution. Approximations for two common loop filters (8) and (9) were derived and agreed with time domain simulations of σ ∆f . These equations are sufficiently accurate for hand calculations and especially useful for quick estimates. Equation (2) can be used to include a moderate amount of delay, provided that the PM remains reasonable. Flicker noise could be included as well, but then the lower integration limit must be determined, since integrating down to zero would give rise to an infinite σ ∆f (and σϕ,out as well).
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